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A circuit for gating a first siiicon-controlled recti- 
fier (SCR) which decreases the likelihood that a nega- 
tive transient voltage on the cathode of the SCB: will 
cause an tunwanted gating of the SCR. %%en an input 
gating pulse is applied to the circuit, two simultaneous 
pulses are ljroduced across the secondaries of two trans- 
formers. One of the two pulses is applied to a second 
SCR to gate it and the other pulse is applied through 
the gated second SCR to the first SCR to gate it. Hence, 
any negative voltage on the cathode of the first SCR 
will not gate the first SCE until after the second SCR 
has been gated. 
The invention described herein was made by employees 
of the United States Government and may be manufac- 
tured and used by at for the Government for govern- 
mental purposes without the payment of any royalties 
tliereon or therefor. 
The invention relates generally to a silicon-controlled 
rectifier (SCR) pulse gate ampliKer and more specifi- 
cally concerns a gating circuit that will transfer a pulse 
of energy of predetermined width tb the gate of an SCR 
and that will block all other changes of potential and/or 
transients at the SCR cathode that could cause false 
gating. 
When an SCR is used as a switching deuice, it is 
sometimes subject to false gating. If a simple pulse trans- 
former is used to couple the gating pulse to the SCR, 
the secondary of that transformer must be connected 
between the gate and cathode leads. This makes the SCR 
sensitive to the transients and voltage changes which 
might occur at the cathode. Negative gating can occur 
if these voltage changes are of sufficient amplitude and 
rise time, and an unwanted turn-on of the SCR device 
results. 
It is an object of this invention to transfer gating 
pulses to an SCR in such a manner as to block all changes 
of potential at  the cathode of the SCR that could cause 
false gating. 
Other objects and advantages of this invention will 
further become apparent hereinafter and in the drawing, 
in which the sole figure is an electrical schematic of an 
embodiment of the invention. 
In describing the embodiment of the invention illus- 
trated in the drawing, specific terminology will be re- 
sorted to for the sake of clarity. However, it is not in- 
tended to be limited to the specific terms so selected, 
and it is to be understood that each specific term in- 
cludes all technical equivalents which operate in a simi- 
lar manner to accomplish a similar purpose. 
Turning now to the specific embodiment of the inven- 
tion selected for illustration in the drawing, the num- 
ber 11 designates the input terminal. Input terminal 11 
is connected through a base CUITent limiting resistor 12 
to the base of an NPN transistor 13. A capacitor 14 
and a resistor 15 are connected in parallel between the 
base of transistor 13 and ground. Capacitor 14 provides 
a low impedance to ground for noise or high frequency 
transients and resistor 15 provides a simple clamp to 
ground for the base of transistor 13. The emitter of trans- 
sistor 13 is connected tu the base of an NPN, trahsk- 
tor 16, and the emitter of transistor 16 is connected to 
ground. The collector of transistor 13 is connected 
through thc primary of a transformer 17 to a +Vcc 
voltage supply, and the collector of transistor 16 is con- 
nected through the primary of a transformer 18 to the 
The circuitry including transis- 
mple amplifier. The setondary of 
transfarmer 17 is ebtznected between the gate and cath- 
o& of an SCR 19. One terminal of the secondary of 
transformer 1'8 is connected to the cathode of M SCR 
20, the other terminal of the secondary of transformer 
%S is connected to the anode of SCR 19, and the tath- 
ode of SCR 19 is connected to the gate of SCR 20. The 
15 anode of SCR 20 is connected to a plus D.C. power 
supply +V, and the cathode of SCR 20 is connected to 
an output terminal 21. A diode 22 is connected across 
the primary of transformer 17, a diode 23 is. connected 
across the secondary of transformer IS, a diode 24 is 
20 connected across the primary of transformer 18, and a 
diode. 25 is. connected across the secondary of trans- 
former 18. The purpose of diodes 22-25 is to eliminate 
negative voltage spikes on the secondaries of transform- 
ers 1'7 and18. 
In the operation 05 the disclosed embodiment of this 
invention, a iectangular gating pulse is applied to input 
terminal 11. This input pulse is applied t o  the base of 
transistor 13 through tKe vortage divider network con- 
sisting of resistors 12 and 15. Capacitor provides a 
30 low impedance to ground for noise or high frequency 
eansients. When thb input pulsd is applied to the base 
of transistor 13, transistors k3 and 16 begin to conduct 
causihg current to flow through the primaries bf tydns- 
The flow of cbrrent through the pri- 
ers 17 aad 18 ihduces volbges across 
the secoilddries of tfiese transformers. The induced) volt- 
age. across the secondary of t ranshmer  17 is applied 
between the gate and cathode of SCR 19 causing it to 
condmuct. The induced voltage across the secondary of 
40 transformer 18 is applied through SCR 19 to the gate and 
cathode of SCR 20 causing SCR 20 to conduct. Hence, 
the D.C. power supply fV is applied to output terminal 
21 and will be applied until the D.C. power supply i s  re- 
moved. 
The primary advantage s f  this invention is that SCR 20 
is not subject to negative gating. That is, if a sharp 
negative voltage appears at  the cathode of SCR 20, the 
SCR will not conduct. If the secondary of transformer 
18 was connected directly between the gate and the 
50 cathode of SCR 20, then a large, rapid negative voltage 
transition appearing at the cathode of SCR 20 would 
make it conduct. However, with the use of SCR 19 and 
its associated control circuitry, SCR 20 is not subjest 
to negative gating. That is, if a large rapid negative volt- 
65 age transition appears on the cathode of SCR 20, it will 
not conduct. This transient negative voltage will be 
blocked by SCR 19 and therefore will have no effect on 
the conduction of SCR 20. ,In other words, due to the 
blocking characteristic of SCR 19, the gate to cathode 
60 of SCR 20 remains nearly open-circuited until transform- 
ers 17 and 18 are excited simultaneously. Thus, rapid 
voltage changes at the cathode of SCR 20 cannot be 
interpreted by SCR 20 as gating signals. 
It is to be understood that the form of the invention 
65 herewith shown and described is to be taken as a preferred 
embodiment. Various changes may be made in the shape, 
size and arrangements of parts. For example, equivalent 
elements may be substituted for those illustrated and 
70 described herein, parts may be reversed, and certain fea- 
tures of the invention may be utilized independently of 
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spirit or scope of the invention as defined in the follow- 
ing claims.- - - a first transformer; 
of an input gating pulse comprising: 
4. An SCR blocking pulse amplifier comprising: 
a second transformer; 
a two-stage amplifier with the primary of said first 
transformer connected in the first stage of the am- 
plifier and the primary of said second transformer 
connected in the second stage of the amplifier such 
that when a gating pulse is applied to said amplifier 
a first pulse is produced across the secondary of said 
first transformer and a second pulse is produced 
across the secondary of said second transformer; 
a first SCR; 
means for connecting the secondary of said first trans- 
former to said first SCR to gate it when said first 
pulse is produced; 
What is claimed is: 
1. A circuit for gating a first SCR upon the receipt 
means responsive to said input pulse for producing two 
simultaneous pulses, wherein said means includes 
two transformers with the pulses being produced 
across the secondaries of the two transformers; 
a second SCR, 
means for applying one of said two simultaneous pulses 
to said second SCR to gate it; and 
means including said second SCR for applying the 
other of said two simultaneous pulses to said first 
SCR to gate it after said second SCR has been gated 15 
whereby said first SCR is not subject to false gating. a second SCR, and 
2. A gating circuit according to claim 1 wherein said means including said first SCR for connecting the sec- 
means for producing two simultaneous pulses includes ondary of said second transformer to said second 
amplifying means. SCR to gate it when said second pulse is produced 
3. A circuit for gating a first SCR when an input gat- 20 and after said first SCR has been gated whereby 
ing pulse is received comprising: said second SCR is not subject to false gating. 
a power supply connected to the anode of said first 5. An SCR blocking pulse amplifier according to claim 
SCR and an output terminal connected to the cath- 4 wherein said means for connecting the secondary of 
ode of said first SCR, said second transformer to said second SCR to gate it 
means responsive to said input gating pulse for pro- 25 consists of said first SCR connected in series with the 
ducing two simultaneous pulses said means includes secondary of said second transformer between the gate 
two transformers with the pulses being produced and cathode of said second SCR. 
across the secondaries of the two transformers; 
includes two transformers with the pulses being pro- References Cited 
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10 
3,381,212 
JOHN s. HEYMAN, Primary Examiner 
J. Z A ~ O R S K Y ,  Assistant ~~~~i~~~ 
whereby said first SCR is not subject to false gating U.S. c1. X.R. 
by voltage changes at its cathode. 307-237, 305 
